|
|
|
|
|
|
| |
|
Review
This review applies to version 0.8
The latest version of this software will soon be reviewed by our
informers.
Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp'' command. For synthesis, the compiler generates netlists in the desired format. The compiler proper is intended to parse and elaborate design descriptions written to the IEEE standard IEEE Std 1364-2005. |
|
Report a wrong version
Report a wrong program title
Suggest a correction
|
Screenshots
|
|
